收藏本站
AT45DB321
Memory Architecture Diagram
SECTOR ARCHITECTURE
BLOCK ARCHITECTURE
PAGE ARCHITECTURE
SECTOR 0 = 4224 bytes (4K + 128)
SECTOR 0
BLOCK 0
8 Pages
PAGE 0
BLOCK 1
PAGE 1
SECTOR 1 = 266,112 bytes (252K + 8064)
BLOCK 2
PAGE 6
SECTOR 2 = 270,336 bytes (256K + 8192)
BLOCK 62
BLOCK 63
BLOCK 64
PAGE 7
PAGE 8
PAGE 9
BLOCK 65
PAGE 14
PAGE 15
BLOCK 126
BLOCK 127
PAGE 16
PAGE 17
SECTOR 15 = 270,336 bytes (256K + 8192)
BLOCK 128
PAGE 18
BLOCK 129
PAGE 8189
SECTOR 16 = 270,336 bytes (256K + 8192)
Device Operation
BLOCK 1022
BLOCK 1023
Block = 4224 bytes
(4K + 128)
PAGE 8190
PAGE 8191
Page = 528 bytes
(512 + 16)
The device operation is controlled by instructions from the
host processor. The list of instructions and their associated
opcodes are contained in Table 1 and Table 2. A valid
instruction starts with the falling edge of CS followed by the
appropriate 8-bit opcode and the desired buffer or main
memory address location. While the CS pin is low, toggling
the SCK pin controls the loading of the opcode and the
desired buffer or main memory address location through
the SI (serial input) pin. All instructions, addresses, and
data are transferred with the most significant bit (MSB) first.
Read
By specifying the appropriate opcode, data can be read
from the main memory or from either one of the two data
buffers.
MAIN MEMORY PAGE READ: A main memory read allows
the user to read data directly from any one of the 8192
pages in the main memory, bypassing both of the data buff-
ers and leaving the contents of the buffers unchanged. To
start a page read, the 8-bit opcode, 52H, is followed by 24
address bits and 32 don ’ t care bits. In the AT45DB321, the
first address bit is reserved for larger density devices (see
Notes on page 10), the next 13 address bits (PA12-PA0)
specify the page address, and the next 10 address bits
(BA9-BA0) specify the starting byte address within the
page. The 32 don ’ t care bits which follow the 24 address
bits are sent to initialize the read operation. Following the
32 don ’ t care bits, additional pulses on SCK result in serial
data being output on the SO (serial output) pin. The CS pin
must remain low during the loading of the opcode, the
address bits, and the reading of data. When the end of a
page in main memory is reached during a main memory
page read, the device will continue reading at the beginning
of the same page. A low to high transition on the CS pin will
terminate the read operation and tri-state the SO pin.
BUFFER READ: Data can be read from either one of the
two buffers, using different opcodes to specify which buffer
to read from. An opcode of 54H is used to read data from
buffer 1, and an opcode of 56H is used to read data from
buffer 2. To perform a buffer read, the eight bits of the
opcode must be followed by 14 don ’ t care bits, 10 address
bits, and eight don't care bits. Since the buffer size is 528-
bytes, 10 address bits (BFA9-BFA0) are required to specify
the first byte of data to be read from the buffer. The CS pin
must remain low during the loading of the opcode, the
address bits, the don ’ t care bits, and the reading of data.
When the end of a buffer is reached, the device will con-
tinue reading back at th e beginning of the buffer. A low to
high transition on the CS pin will terminate the read opera-
tion and tri-state the SO pin.
3
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
AT45DB321B-TI IC FLASH 32MBIT 20MHZ 32TSOP
AT45DB321C-TC IC FLASH 32MBIT 40MHZ 28TSOP
AT45DB642-TC IC FLASH 64MBIT 20MHZ 40TSOP
AT88CK9000-8TH CRYPTO PROGRAMMER BOARD 8-TSSOP
AT88SC12816C-MJ IC EEPROM 128KBIT 1.5MHZ M2J
AT88SC25616C-MJ IC EEPROM 256BIT 1.5MHZ M2J
AT88SC3216C-MJ IC EEPROM 32KBIT 1.5MHZ M2J
AT88SC6416C-MJ IC EEPROM 64KBIT 1.5MHZ M2J
相关代理商/技术参数
AT45DB321-TI 功能描述:闪存 32M bit RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel
AT45DB641E-CCUN2B-T 功能描述:DATAFLASH 64MBIT BINARY 9UBGA 制造商:adesto technologies 系列:- 包装:带卷（TR） 零件状态:有效 格式 - 存储器:闪存 存储器类型:DataFLASH 存储容量:64M（32K 页 x 256 字节） 速度:85MHz 接口:SPI，RapidS 电压 - 电源:1.7 V ~ 3.6 V 工作温度:-40°C ~ 85°C（TC） 封装/外壳:9-UBGA 供应商器件封装:9-UBGA（6x6） 标准包装:4,000
AT45DB641E-CCUN-T 制造商:Adesto Technologies Corporation 功能描述:9 BALL UBGA 3X3 1.0 MM PITCH, IND TEMP, 1.7V, T&R - Tape and Reel
AT45DB641E-DWF 制造商:Adesto Technologies Corporation 功能描述:DIE IN WAFER FORM - Gel-pak, waffle pack, wafer, diced wafer on film
AT45DB641E-MHN2B-T 功能描述:DATAFLASH 64MBIT 8UDFN 制造商:adesto technologies 系列:- 包装:剪切带（CT） 零件状态:有效 格式 - 存储器:闪存 存储器类型:DataFLASH 存储容量:64M（32K 页 x 256 字节） 速度:85MHz 接口:SPI，RapidS 电压 - 电源:1.7 V ~ 3.6 V 工作温度:-40°C ~ 85°C（TC） 封装/外壳:8-UDFN 裸露焊盘 供应商器件封装:8-UDFN（5x6） 标准包装:1
AT45DB641E-MHN-T 制造商:Adesto Technologies Corporation 功能描述:8-UDFN (5X6X0.6), IND TEMP, 1.7V, T&R - Tape and Reel 制造商:Adesto Technologies Corporation 功能描述:DATAFLASH 64MBIT 8UDFN 5X6
AT45DB641E-MHN-Y 制造商:Adesto Technologies Corporation 功能描述:8-UDFN (5X6X0.6), IND TEMP, 1.7V, TRAY - Trays
AT45DB641E-MWHN2B-T 功能描述:DATAFLASH 64MBIT 8VDFN 制造商:adesto technologies 系列:- 包装:剪切带（CT） 零件状态:有效 格式 - 存储器:闪存 存储器类型:DataFLASH 存储容量:64M（32K 页 x 256 字节） 速度:85MHz 接口:SPI，RapidS 电压 - 电源:1.7 V ~ 3.6 V 工作温度:-40°C ~ 85°C（TC） 封装/外壳:8-VDFN 裸露焊盘 供应商器件封装:8-VDFN（6x8） 标准包装:1